

PRELIMINARY  
SPECIFICATION

FC8X8  
500 dpi 0.315" x 0.315" fingerprint sensor

## 1. DESCRIPTION

FC8X8 is part of the FingerChip™ TCS monolithic fingerprint sensor family.

FC8X8 is a single chip, high performance, low cost sensor based on both pressure and temperature physical effects for fingerprint sensing.


Thanks to the combination of those two effects, FC8X8 gives to fingerprint recognition systems an efficient way to solve the "dead or alive" dilemma.

The sensitive layer is deposited over a CMOS image device, enabling output of an accurate fingerprint image.

The present product has a 160x160 pixel array, with a pixel pitch of 50 µm (500 dpi). Sensor area is 8 mm X 8 mm (0.315" X 0.315"), allowing the capture of a fingerprint image.

In nominal operation, the device delivers images at a rate of 36.8 images per second.

Demonstration board is available under reference FCDEMO1.



## 2. MAIN FEATURES

- MONOLITHIC low volume flat sensor
- Sensitive layer associated to a CMOS array insuring live fingerprint capture (1.2 µm CMOS technology Double Level Metal)
- Heat and pressure of the finger detected: living finger.
- No optics, no prism, no light required.
- Image zone : 8 x 8 mm = 0.315" X 0.315".
- Array: 160 x 160 pixels.
- Pixel pitch : 50 µm x 50 µm = 500 dpi.
- Power consumption : 280 mW @ 5v, pixel clk = 1MHz, 25°C.
- Sampling in Ceramic package CPGA68.
- External pixel clock : 1MHz  
Internal line clock : 5.88 kHz  
Internal Frame clock : 36.8 Hz

## 3. APPLICATIONS


All devices that requires authentic acceptance, especially portable devices.

- Terminal Access (Multimedia PCs, access to networks, etc...)
- Electronic payment associated with smart card (ATM –Automated Teller Machine–, Portable POS –Point Of Sale–, etc...)
- Building access
- Electronic keys (cars, home, ...)
- Cellular phones (usable only by registered users)
- Weapons (usable only by registered users)
- Portable fingerprint recorders for law enforcement
- ...


## 4. PIN IDENTIFICATION

FPL	D2	front plane	0v
GND_LOG	D1	logic ground	0v
VDD_LOG	C3	logic power supply	5v
RES_C	C2	column shift register reset	TTL active high
VDD_ANA	C1	analogic power supply	5v
GND_ANA	B1	analogic ground	0v
GND_BUF1	B2	buffer ground	0v
VDD_BUF1	B4	buffer power supply	5v
FCLK_OUT	A2	frame clock output	TTL 36.76 Hz
VDD_AOP	A3	output amplifier power supply	5v
SIG_OUT	A4	positive input of amplifier	4v – 5v
VIDEO_OUT	B5	video output	1v – 3v
REF_IN	A5	reference voltage of amplifier	1.2 – 1.8 v <b>mandatory</b>
POLAR	A6	amplifier poling	1.1v <b>internal value</b>
OFF_OUT	B6	negative input of amplifier	4v – 5v
VDD_BUF2	A8	buffer power supply	5 v
GND_BUF2	A9	buffer ground	0 v
GND_PIX	B7	pixel ground	0 v
PCLK_OUT	A10	pixel clock output	TTL 1 MHz
PCLK2_OUT	B9	double pixel clock output	TTL 2 MHz
PCLK2_IN	B10	double pixel clock input	TTL 2 MHz
ENSP_IN	C10	clock enable	not used 0v
RES_L	C9	line shift register reset	TTL active high
GND_PROT	C8	ground protection	0 v
LCLK_OUT	D10	line clock output	TTL 5,882 kHz
VDR	D9	pixel reset voltage	1.13 v <b>internal value</b>
	A1	seal ring	0 v
	E2	die attach	0 v



## 5. BLOCK DIAGRAM and CHRONOGRAM



- PCLK2\_IN is the external clock at a rate of 2 MHz.
- PCLK2\_OUT is the output of the external clock at a rate of 2 MHz.
- PCLK\_OUT is the pixel clock output at a rate of 1 MHz. A pixel is read during 1  $\mu$ s.
- An ADC can be added to digitize the VIDEO\_OUT signal at a rate of 1 MHz. The output amplifier can drive an impedance of 3 k $\Omega$ , 5 pF. The ADC sample clock is obtained with a AND operation on the PCLK\_OUT and PCLK2\_OUT signals. The rising edge is used to trigger the ADC. The dynamic range of the ADC should be set between 1 and 3 volts.
- RES\_C is the column shift register reset, which is active on high level. When released, the first column is selected.
- RES\_L is the line shift register reset, which is active on high level. When released, the first line is selected.
- LCLK\_OUT is the line clock output. It is set to low level during 10  $\mu$ s. This time is the interval between two lines. The same interval is used between the last and the first line. When a line is selected for reading and resetting, LCLK\_OUT is set to high level, during 160  $\mu$ s.
- FLCK\_OUT is the frame clock output. This output is set to high level during 170  $\mu$ s when the first line is selected.



6. CERAMIC PACKAGING



Information furnished is believed to be accurate and reliable. However THOMSON-CSF SEMICONDUCTEURS SPECIFIQUES assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of THOMSON-CSF SEMICONDUCTEURS SPECIFIQUES. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. THOMSON-CSF SEMICONDUCTEURS SPECIFIQUES products are not authorized for use as critical components in life support devices or systems without express written approval from THOMSON-CSF SEMICONDUCTEURS SPECIFIQUES.

© 1997 THOMSON-CSF SEMICONDUCTEURS SPECIFIQUES - Printed in France - All rights reserved.

This product is manufactured and commercialized by THOMSON-CSF SEMICONDUCTEURS SPECIFIQUES - PO Box 123 - 38521 SAINT-EGREVE Cedex - FRANCE.

For further information please contact :

France:

Thomson-TCS / Avenue de Rochepleine BP 123 / 38521 SAINT-EGREVE Cedex - FRANCE / Fax (33) 4 76 58 34 06

Daniel Vellou - Phone (33) 4 76 58 34 20 E-mail vellou@tcs.thomson.fr.

Jean-François Mainguet - Phone (33) 4 76 58 32 92 E-mail mainguet@tcs.thomson.fr.

François Léger - Phone (33) 4 76 58 34 37 E-mail leger@tcs.thomson.fr

USA:

Thomson-CSF, Inc. - 99 Canal Center Plaza, Suite 450 / Alexandria, Virginia 22314 / Fax (1)(703) 838-1686

John Harris - Phone (1)(703) 838-5648 E-mail harrisjb@earthlink.net